Design Verification Engineer

Must be proficient with : Building a test bench for a block using System Verilog and UVM Writing random tests, directed tests, error tests & performance tests for a block of Verilog and UVM. Developing, maintaining and supporting of the UVM verification environment. Debugging tests with design engineers to deliver functionally correct design blocks writing & analyzing functional coverage, assertions Generating and analyzing code coverage & writing waivers.