Job Details

ID #53003348
Estado California
Ciudad Santaclara
Tipo de trabajo Full-time
Salario USD TBD TBD
Fuente Palo Alto Networks
Showed 2024-12-04
Fecha 2024-12-04
Fecha tope 2025-02-02
Categoría Etcétera
Crear un currículum vítae
Aplica ya

ASIC DV Engineer (Hardware)

California, Santaclara, 95050 Santaclara USA
Aplica ya

Your CareerAs a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features, performance, and reliability.  You will define verification methodologies, architect test benches, write test plans, specify coverage, write tests, and debug.  You will work on diverse platforms including simulation, emulation, and silicon validation.Your ImpactCollaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, and emulation.Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies.Develop flows, methodologies, and infrastructure for emulation - Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers.Define new tools and methodologies to continuously improve quality and velocity.

Aplica ya Suscribir Reportar trabajo